Abstract-This paper describes a CMOS implementation of a Linear Voltage Regulator (LVR) used to power implanted systems. The topology is based on a classical structure of a Low Dropout Regulator (LDO) and receives his activation energy from a RF link characterizing a passive RFID tag. The LVR was designed to achieve important features like low power consumption, and a small silicon area without the need for any external discrete components. The project was implemented in a 0.35μm CMOS process and a prototype was tested to validate the overall performance. The LVR output is regulated at 1V and supplies a maximum load current of 0.5mA @ 37°C. The load regulation is 13mV/mA and the line regulation is 39mV/V. The LVR total power consumption is 1.2mW.
I. INTRODUCTION
Patient monitoring systems can be found in a wide range of application on hospitals like in the Intensive Care Unit. When the equipments are connected to a communication network they form a telemedicine system by which the patients can be monitored remotely, even over the Internet [1] .
Therefore, there is a demand for sensors and signal conditioners that can be placed directly on the patient or, even, implanted. The implanted device forms a biological data acquisition system (biotelemetry) of physiological signals. The implanted devices must meet important constrains such as reduced size, low power consumption and the possibility of being powered by an RF link, acting as passive RFID tag [2] .
The impact of temperature variations in implantable devices is minimized once the body temperature is kept stable at approximately 37ºC. The classic topologies designed to obtain power supply voltage stability are the voltage regulators that can be classified as linear or switched regulators. Switched regulators present a complex topology, mainly in its control systems, frequently requiring larger power consumption and larger silicon area. Additionally it provides more noise at the regulated output due to its switched operation [3] . The low-dropout (LDO) voltage regulators is one of the most popular power converters used in power management [4] and is more suitable for an implanted system. The pass element can be implemented using bipolar or MOS transistors. Since a MOS transistor is controlled by its gate voltage, it offers the advantage of smaller power consumption and consequently higher efficiency for the voltage regulator.
The MOS transistor can be either N or P type. The NMOS transistor requires a gate voltage higher than the source voltage, and therefore it may be necessary a charge pump to increase the voltage level. The proper choice for low voltage systems, such as implantable devices, it is the use of a PMOS LDO [5] .
II. CIRCUIT TOPOLOGY Figure 1 illustrates the contribution presented in this work, by the introduction of a source follower stage (transistor MN FOL ) and the replacement of the resistive sampler (R 1 and R 2 ). The resistive sampler was replaced by a single MOS transistor along with a grounded MOS resistor (biasing from transistor MN AUX ). In the proposed circuit, the load capacitance (C L ) represents the internal capacitance of the subsystems that are supplied by the regulator. The input voltage comes from the RF link and is rectified and filtered. Finally, the current source I L represents the overall current consumption of the powered subsystems. The supply voltage goal is 1V for a maximum current load of 0.5mA. Consequently, the total power required by the remaining subsystems is 0.5mW. The source follower stage (transistor MN FOL ) was added in order to provide stability to the LDO system, as it will be shown in item 5.
III. OPERATIONAL AMPLIFIER In this design, the OA is an OTA amplifier since its load is purely capacitive, represented by the input gate capacitance of the pass transistor MP PASS . The OTA circuit is presented in Figure 2 and it is implemented as a self-biased folded cascode [6] . The cascode topology has the advantages of improved power supply rejection ratio (PSRR) and presents a dominant pole that is determined only by the load capacitance. The power consumption of the OTA is kept as low as possible to avoid degrading the efficiency of the LVR. The OTA layout was carefully developed using a centroid configuration to minimize any offset voltage. Table I summarizes the main OTA measured parameters. 
Bandgap references are generally used in LDO designs. There are alternative circuits capable of obtaining low-voltage and high-accuracy, nevertheless those approaches may require components not readily available in CMOS technology (additional fabrications steps), or CMOS transistor on subthreshold operation, or floating gate or even by using trimming. Figure 3 presents the proposed topology that is simple and requires small silicon area, and requires just a few μW. Figure 3 presents the proposed topology that is simple and requires small silicon area, and requires just a few μW. Since the circuit is intended to be used in an implanted device, the temperature variation is negligible, and therefore it is not taken into account. The core of this reference circuit is the self biased current mirror composed by MN 1 [7] .
The total circuit area is just 0.003mm 2 . The self biased current mirror was designed to operate with a 4μA base current, which is the MN 1 transistor drain current. By considering the mirrors implemented through transistors MP 3 , MP 4 , MP 5 and MP 6 (current gain of 1), the total current of the reference generator circuit is 24μA. Table II V. SAMPLER CIRCUIT Figure 4 presents the sampler circuit, where R 1 is realized as a MOS diode (MN 2 ) and R 2 is implemented through an interesting topology, a grounded MOS resistor [11] .
The relationship R 1 /R 2 is optimized by the adjustments of the aspect ratio of transistor MN 2 . The measured current consumption of the PMOS transistor array is 2.94μA and the current I RES is 5.2μA. Thus, the equivalent resistor R 2 is approximately 38.5KΩ and R 1 is approximately 153.8KΩ. From expression (1), the output voltage is given as:
VI. STABILITY ANALYSIS The frequency response is degraded by the presence of two poles besides the dominant one that can lead an unstable system condition. It is necessary to add a zero between these two poles to compensate the frequency response. The insertion of this zero is normally done by adding a discrete capacitor (C COMP ) in the output node [12] . The solution proposed in this work is the introduction of a source follower (M NFOL ) stage in between the input voltage and the LDO block, and the removal of the compensation capacitor C COMP . This stage maintains the PMOS pass transistor in the triode region (small values for V DS ). R DS can be expressed as:
Where δ is a short channel fitting parameter, V TH is the threshold voltage and W/L is the geometric aspect ratio. R DS can be designed to be smaller than resistors R 1 and R 2 of the sampling circuit. R DS was chosen to be 100Ω for our LVR. The system poles, under the new approach are:
Where R AO is the output resistance of OTA and C GPASS is the gate capacitance of the PMOS pass transistor.
Since the R AO is much larger than R DS , f P2 becomes a dominant pole, and consequently, the closed loop system becomes stable. The derived values for f P0 and f P2 are, respectively, 318MHZ and 133HZ. Figure 5 presents the frequency response of the proposed LVR.
As can be seen the unity frequency gain is approximately 580KHz leading and the margin phase 66.5° leading to a an unconditionally stable system. The source follower stage is a disadvantage for the system since it represents additional power consumption. Nevertheless, the system does not require the external components to become stable, thus representing an important advantage for an implantable system. Figure 6 shows the microphotography of the prototype. Table III summarizes the main measurements on the LVR. The dynamic behavior of the LVR is depicted in Figure 7 where an input step signal is applied at a load current of 0.5mA. It can be seen that the LVR output voltage is stable, without any overshoot, and it presents a setup time of 16μS.
The transient response of the LVR circuit also indicates a BIBO (Bounded Input -Bounded Output) system. Table IV shows a comparison of our work with previous reported regulators. ESR stands for Equivalent Series Resistance and indicates the presence of an external discrete capacitor at node output. VII. CONCLUSIONS This work presented a Linear Voltage Regulator for physiological monitoring systems that is activated by a RF link. The regulator was designed specifically for important conditions such as low power consumption, low silicon area and the absence external discrete components. The output voltage is regulated to a 1V at maximum load current of 0.5mA and the dissipated power is 1.2mW. The load regulation is 13mV/mA and the line regulation is 39mV/V. The dynamic behavior shows an unconditionally stable response.
